Abstract-To provide the generic clock, trigger, and control function and fulfill the data transmission performance requirement in high-energy physics experiments, a microtelecommunications computing architecture fast control board (uFC) was developed based on the advanced mezzanine card specification. Built around the Xilinx Kintex-7 field-programmable gate array (FPGA), the uFC provides users with a platform with a data memory, reference clock, trigger, and SFP+ (small form-factor pluggable) connections that are required in general experiments. In addition, it has access to two on-board FPGA mezzanine card sockets with a large array of configurable input/ouput and high-speed links up to 10 Gb/s. This paper presents test results from the first set of preproduction prototypes and reports on the application in high-energy photon source in China.
I. INTRODUCTION
T HE microtelecommunications computing architecture (MicroTCA) standard [1] is a modern platform that is gaining popularity in the area of high-energy physics (HEP) experiments [2] , [3] . The main advantage of this architecture is high-level reliability, availability, and maintainability. The concept for developing the MicroTCA fast control board (uFC) is an field-programmable gate array (FPGA)-based development platform designed to serve the general purpose control and data acquisition (DAQ) system residing either inside a MicroTCA crate or stand-alone on a bench with highspeed optical/Ethernet links. Fig. 1 shows a picture of the preproduction, highlighting two SFP+ connectors, a hard gold advanced mezzanine card (AMC) edge connector, two highpin count (HPC) compatible FPGA mezzanine card (FMC) [4] sockets, and an 8GB DDR3 small outline dual in-line memory Manuscript module (SODIMM). By building the uFC on existing hardware and extracting commonality between projects, the development time for new experiments can be shortened through components reuse, including hardware, firmware, and software. This paper has the following structure. Sections II and III describe the hardware and firmware design of the uFC. In Section IV, we compare the hardware scheme with two other double-width FPGA-based AMCs with a dual-FMC. The performance evaluation and the first results from the application in high-energy photon source (HEPS) are demonstrated in Section V.
II. HARDWARE
Designed as a middle-size, double-width AMC, the uFC is suitable for the MicroTCA-based scalable system, as well as for bench-top prototyping. Fig. 2 shows the block diagram of the uFC. 
A. FPGA and Memory
Based on the Xilinx Kintex-7 XC7K325T-2FFG900I FPGA, the application allows designing a cost-effective and still powerful controller supporting 16 links with a rate up to 10 Gb/s [5] . In addition, the uFC provides the following memory components: 1) up to an 8-GB DDR3 SODIMM with the 64-bit wide data bus, capable of data transfer rate up to 64 Gb/s at 500 MHz; 2) a 32-MB Serial Peripheral Interface (SPI) flash memory for storing the FPGA firmware bitstreams; 3) a 2-kb IIC electrically erasable programmable read-only memory with EUI-48 node identity [6] , providing a unique node Ethernet media access control address for mass-production process.
B. Communication and Networking
Considering board-to-board transmission, the FPGA should communicate with other devices using high-speed point-topoint connections provided by the serial transceivers. The applied Kintex-7 FPGA allows a maximum throughput up to 10.3125 Gb/s (speed grade −2). But unfortunately, it provides a hardware IP block for the PCI-Express 2.0 with 5 GT/s [7] . This may upgrade to the PCI-Express 3.0 by a software IP solution [8] . The uFC supports 1 or 10 Gb Ethernet connection on ports 0 and 1 and PCI-Express ×4 on ports 4-7 for a MicroTCA backplane. Taking advantage of the flexibility of the FPGA, the uFC gives users the possibility of implementing various other high-speed protocols instead of PCI-Express. Besides, the uFC carries two SFP+ connectors in order to interface to other board through an optical link or to a PC through a 1000BASE-T SFP transceiver module and a category 5 cable while in bench-top operation.
C. Expansion Connectors
The uFC's IO capability can be further enhanced with two HPC-FMC sockets. Each has four GTX transceivers, 116 single-ended or 58 differential user-defined signals (34 LA and 24 HA). The V adj supports 1.8, 2.5, or 3.3 V. These sockets allow the use of a variety of mezzanines for various applications, for instance, by mounting an analog-todigital converter/digital-to-analog converter module for the front end or connecting clock, trigger, and control module to the back end. Moreover, the front and rear panels provide four LEMO IO connectors for an external clock and a trigger function.
D. Module Management Controller
An ARM Cortex-M7 microcontroller is used as the module management controller (MMC) for the board initialization when in a MicroTCA crate and for other management tasks, e.g., temperature, voltage, current monitoring, and FPGA control (payload reset, firmware reload, and check status of booting). The original firmware of the MMC was written by the CERN MMC project [9] . It is compliant with the Intelligent Platform Management Interface v1.5 standard and the PICMG extension for xTCA. We migrated this project from Atmel AVR to ARM Cortex-M7. The microcontroller monitors and controls all dc/dc converters via the Power Management Bus with the help of two UCD90120A chips from Texas Instruments. If the current of the FMC module exceeds the limitation, the UCD90120A will turn OFF the power for FMC automatically and report to the MMC. The temperatures are measured under the dc/dc converters and also directly on the FPGA die. The MMC supports the firmware upgrade of the microcontroller and FPGA using the HPM.1 protocol. The MMC firmware can be debugged using a virtual serial port, available through Universal Serial Bus (USB) connection.
E. Clocking
The uFC offers input clock sources (see Fig. 3 Based on cross-point switches and programmable clock multipliers, the clock distribution circuit offers a large selection of input clock sources (e.g. the LEMO connectors in the front/rear panel, the AMC clocks, the FMC clocks, or on-board oscillators). This makes that the uFC gives users the possibility of implementing various high-speed serial data protocols for custom applications.
F. External Power
In bench-top prototyping, a 12-V adapter is used as an input power, and a switch helps to bypass the AMC initialization in the MMC and 3.3-V management power.
G. Configuration
Xilinx allows configuring and debugging the FPGA through JTAG with download cables, such as the platform cable USB II or Digilent USB cable. The users can access to the FPGA through the MicroTCA crate or JTAG header. The CPLD in the uFC acts as a bridge selecting the JTAG master source between the JTAG header and AMC JTAG lines (shown in Fig. 4) . When an FMC card is attached to the uFC, the CPLD automatically adds the attached device to the JTAG chain as determined by the FMC_HPC_PRSNT_M2C_B signal. The attached FMC card must implement a TDI to TDO connection via a device or a bypass jumper for the JTAG chain to be completed.
III. FIRMWARE
In order to simplify the application-specific development process for users, the uFC delivers a system core implemented all basic functions, such as the Gigabit Transmission Control Protocol (TCP)/User Datagram Protocol (UDP) Ethernet link based on SiTCP [11] , the MMC communication, the control of the clock circuitry, and the interface with the DDR3 memory and the Inter-Integrated Circuit/SPI device. There are transmit and receive FIFOs for data stream via TCP and registers on the address bus for remote control via UDP. Any programing language with network functions can control the uFC and transfer data with the uFC. I   COMPARISON TABLE FOR DAMC-FMC25, FC7, 
IV. COMPARE WITH OTHER FPGA-BASED AMC WITH DUAL-FMC
With the popularization and development of the MicroTCA, various FPGA-based AMCs with dual-FMC have been used in HEP experiments (e.g., Large Hadron Collider, European X-Ray Laser Project, and Japan Proton Accelerator Research Complex). DAMC-FMC25 is one which developed by DESY [12] , transformed into commercial product by CAENels [13] . Its fast links are also dedicated to the MTCA.4 standard use of the board with 42 differential pairs and 2 GTX at 6.5 Gb/s to the Rear Transition Module (RTM) Zone-3 connector. FC7 [14] , built upon the success of existing hardware developments-the Gigabit Link Interface Board [15] , is a new generation AMC for generic DAQ and control applications in Compact Muon Solenoid. Table I summarizes the differences and similarities between DAMC-FMC25, FC7, and uFC. We chose smaller FPGA considering the tradeoffs between cost and performance, and we replaced the RTM with SFP+ and LEMO connectors for bench-top prototyping.
V. EXAMPLE USE IN HEPS
The flexibility of the uFC with its variety of interfaces enables it to be used in various configurations. We adopted it as part of the second-generation hybrid pixel detector (HEPS-BPIX2) (see Fig. 5 ). Compared with the previous version [16] , the number of front-end modules has increased from 6 to 16, and the total data rate has increased from 862 MB/s to 2.3 GB/s at 16 bit, 1.2-kHz frame rate. Fig. 6 shows an overview of the new system architecture including the 16 front-end modules and one uFC. The uFC served as a fast control board and an embedded network switch. It distributed the clock and trigger signals to frontend modules and forwarded the packets between the front-end module and DAQ via 10G Ethernet.
The connectors for two FMC cards and the cooling block for the FPGA can be seen in Fig. 7 . The two different FMC cards for the front end and back end were designed. The frontend FMC has four Molex Nano-Pitch I/O connectors, and each defined nine differential pairs for 10 Gigabit Ethernet (GE), JTAG, clock, and trigger signals. The back-end FMC was equipped with four SFP+ optical transceivers connected to the data server. The DAQ was provided by a single server through four 10G Ethernet. The X-ray image taken using the second-generation HEPS-BPIX system is shown in Fig. 8 .
A new 6M pixels detector will be released at the beginning of 2019. Built with 100 front-end modules, this detector will interface with the MicroTCA crate to handle high volumes of data, even 115 Gb/s or more. The current 10 GE links between the back-end board and DAQ will be replaced with a PCI-Express interface. Thanks to the flexibility of the uFC, no hardware needs to be redesigned, and most firmware and software can be reused.
VI. CONCLUSION
The uFC is an FPGA-based MicroTCA compatible AMC targeting generic system control and DAQ in HEP experiments. The presence of the HPC FMC sockets is a big advantage as they provide additional clock signals, user-specific I/O, and high-speed transceivers that can be used to extend the connectivity and the I/O bandwidth.
With the prototype system, we have successfully demonstrated the usability of the uFC, including some of its important features such as 10G transceivers, clock, and trigger function.
